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THIS ARTICLE EXPLORES THE BENEFITS AND THE CHALLENGES OF 3D DESIGN AND
DISCUSSES NOVEL TECHNIQUES TO INTEGRATE PREDICTIVE COOLING CONTROL WITH
CHIP-LEVEL THERMAL-MANAGEMENT METHODS SUCH AS JOB SCHEDULING AND VOLTAGE
FREQUENCY SCALING. USING 3D LIQUID-COOLED SYSTEMS WITH INTELLIGENT RUNTIME
MANAGEMENT PROVIDES AN ENERGY-EFFICIENT SOLUTION FOR DESIGNING SINGLE-CHIP
MANY-CORE ARCHITECTURES.
......Performance demands are increas-
ing in data centers and high-performance
computing clusters, which today run various
applications from document and media pro-
cessing to scientific computing and complex
modeling. In tandem, the industry has
moved into building many-core systems,
where a single chip has dozens of cores.
Intel’s Single-Chip Cloud Computer1 and
Tilera’s 64-core processors are recent exam-
ples of such systems. Although many-core
systems could provide immense computa-
tional capacity, achieving high performance
in such systems is highly challenging. Com-
munication latency and memory bandwidth
limit many-core performance. Many-core
systems have other challenges as well. Be-
cause of the larger die sizes, the manufactur-
ing yield is lower, high reliability is more
difficult to achieve, process variations are
more severe, and the production cost is
higher compared to smaller chips. These
challenges accelerate with smaller technology
nodes.
An emerging design technique called 3D
stacking addresses these challenges. First,
because a 3D stacked system has a smaller
footprint (that is, per-chip area), the manu-
facturing yield is higher, reducing the overall
design cost.2,3 The on-chip interconnects are
shorter in 3D systems, reducing the wire
delay and capacitance. Because the through-
silicon vias (TSVs) connecting the layers do
not adhere to the chip’s pin-out restrictions,
we can build interconnect architectures with
higher bandwidth between cores and mem-
ory blocks. However, 3D design accelerates
the thermal challenges because of the higher
thermal resistivity resulting from vertical
stacking. In fact, high temperatures and cool-
ing challenges are among the major gating
factors in building high-performance 3D
systems.4
Prior research has addressed the thermal
challenges in 3D systems through design
techniques such as temperature-aware floor-
planning5 and dynamic management tech-
niques such as temperature-aware job
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scheduling and dynamic voltage and fre-
quency scaling (DVFS).6 Although these
approaches provide substantial benefits in
reducing the temperatures below critical lev-
els, they are not always sufficient or energy
efficient for managing 3D many-core systems.
Temperature can increase dramatically in 3D
systems (for example, above 100C), making
well-known thermal-management techniques
inadequate for controlling temperature with-
out considerably hurting performance.
Active cooling—in which liquid (for ex-
ample, water) flowing through built-in
microchannels (or cold plates) cools the
chip—has emerged as a viable cooling alter-
native for high-performance 3D systems in
the past decade.7 Recently, a prototype 3D
system with built-in microchannels was man-
ufactured8 (see Figures 1 and 2). Liquid
cooling has a higher efficiency of removing
heat compared to conventional heat sinks
and fans, and therefore can address the press-
ing thermal challenges in 3D systems. Liquid-
cooled 3D systems, however, bring novel
challenges in cooling control and in efficient in-
tegration with chip-level thermal-management
techniques.
Many-core 3D design with active cooling
is highly complex, with a number of con-
straints such as cost, peak power, energy, re-
liability, and yield. Solving these challenges
through design-time optimization adds to
the area overhead, increases time-to-market
and cost, and often results in suboptimal op-
eration owing to dynamic variations in
workload. We propose integrating active-
cooling control with thermally aware job
scheduling and DVFS to optimize energy ef-
ficiency of high-performance 3D systems
while maintaining low and stable tempera-
ture profiles. Temperature and energy bene-
fits as compared to conventional cooling
systems are remarkable: we reduce the peak
temperature to 50C from critically high lev-
els, while achieving over 2 cooling-energy
savings on a 64-core 3D system.
A manufacturing perspective on 3D design
Recent chip sizes for many-core systems
reach 500 to 600 mm2. An important ad-
vantage of 3D stacking comes from silicon
economics: individual chip yield, which is
inversely correlated with area, increases
when a larger number of chips with smaller
areas are manufactured.2 We can estimate
the cost of manufacturing a 3D system, C,
using the wafer cost Cwafer; wafer utilization
U3D (that is, how many 3D systems can be
cut from the wafer, considering the chip,
TSV, and scribe area); and the yield Ysystem
(see Equation 1).3
C ¼ Cwafer
U3D  Ysystem (1)
We calculate a 3D system’s yield by extend-
ing the negative binomial-distribution model.
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Figure 1. Liquid-cooled 3D chip prototype,
built by IBM Zu¨rich and E´cole Polytechnique
Fe´de´rale de Lausanne (EPFL).8 Liquid cool-
ing can more effectively remove heat com-
pared to conventional heat sinks and fans.
Figure 2. Side view of the 3D liquid-cooled system prototype showing
the built-in microchannels. The liquid arrives at the chip through a pipe,
gets distributed among the microchannels, flows through the chip, and is
collected into another pipe at the outlet.
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Equation 2 shows the yield computation for
3D systems with known-good-die (KGD)
bonding, where the dies are tested prior to
bonding. In the equation,D is the defect den-
sity, with a typical range between 0.001
per mm2 and 0.005 per mm2 (D ¼
0.001/mm2 in this work). A is the total
chip area to be split into n layers, a is the de-
fect clustering ratio (we set a to 4),3 ATSV is
the area overhead of the TSVs, Pstack is the
probability of having a successful stacking op-
eration for KGDs, and n is the number of
stacks. In wafer-to-wafer bonding, the yield
loss is higher because individual dies are not
tested prior to bonding.
Ysystem¼ 1þ D

A
n
þ ATSV
  
Pnstack
(2)
Figure 3 shows the manufacturing yield
and cost per 3D system for building a 64-
core chip using 45-nm technology. We as-
sume a standard 300-mm wafer with an esti-
mated cost of $3,000, and we compare 3D
designs with two and four layers to a sin-
gle-layered many-core system with a total
area of 321 mm2. Table 1 provides the sys-
tem properties, which are based on the
sizes and architectures of the cores and caches
in the Intel 48-core Single-Chip Cloud
Computer (SCC).1 This example illustrates
the benefits of 3D stacking for designing
big chips with respect to cost and yield:
building the same many-core chip as a
four-tier 3D system instead of a 2D system
decreases the per-system manufacturing cost
by 24 percent. This analysis assumes a ma-
ture, reliable bonding process with a proba-
bility of success value (Pstack) of 0.99.
3,9 If
the stacking success is lower, system yield
drops with the number of layers, increasing
the cost of 3D design (see Equation 2).
Therefore, a key aspect for making 3D
design cost-effective is the deployment of a
mature, reliable bonding process, which is
being pursued by manufacturers in both
high-performance computing and embedded
markets.
Building liquid-cooled systems requires
an additional etching phase for the micro-
channels. This process is similar to the
existing process for the TSV design, which
includes etching and filling up the etched
space with copper. Based on our discussions
with industry, the additional etching phase
for the microchannels incurs negligible addi-
tional cost with respect to a 3D system with-
out liquid cooling. The bonding phase for
liquid-cooled 3D systems introduces addi-
tional complexity, because the microchannels
remove part of the surface touching the chip,
and the gluing of the layers must be per-
formed more carefully. This complexity
translates to around 20 percent additional
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Figure 3. Comparing the cost and yield for building a 64-core chip using 2D
and 3D design, assuming a mature stacking process (see Table 1 for chip
properties). Building the 64-core chip as a four-tier 3D system decreases
the manufacturing cost by 24 percent compared to the 2D chip. This
decrease is mainly due to the increase in yield. For the four-tier system,
wafer utilization increases slightly as well (by 9 percent), because smaller
chips use the wafer area more efficiently.
Table 1. Properties of the 64-core big chip.
Parameter Value
Process technology 45 nm
No. of cores 64
No. of private Level 2 (L2) caches 64
L2 cache size and area 256 Kbytes, 0.74 mm2
Core architecture Similar to Pentium-class cores in Intel
Single-Chip Cloud Computer (SCC)1
Core area 4.3 mm2
Through-silicon via (TSV) dimensions 50 mm,  50mm, 100-mm pitch
On-chip bus width 128 bits
....................................................................
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manufacturing costs compared to 3D systems
with TSVs only (without microchannels).
Recently, researchers have implemented and
tested a practical implementation of silicon-
based microchannel coolers for high-power
chips.10
Not only does 3D design improve the
manufacturing yield for big chips, but it
also helps integrate a larger number of tran-
sistors within the same footprint without
scaling the technology node. In addition,
3D design allows for putting tested KGDs
together to build a large chip. Moving to
process nodes beyond 45 nm will be prohib-
itively expensive for some manufacturers.
Therefore, 3D design is both a promising
method to pack more functionality on a
single chip and a key enabler for the design
of big chips.
Thermal challenges of 3D design
3D systems improve manufacturing yield,
reduce design cost, and enable high-density
integration. Stacking, however, makes it dif-
ficult to cool systems effectively through con-
ventional heat sinks and fans, because the
thermal resistivity is high for the layers away
from the heat sink. According to International
Technology Roadmap for Semiconductors (ITRS)
predictions, junction-to-air thermal resis-
tance must drop dramatically below
0.18C/W to cool future high-performance
3D chips. In practice, such cooling efficiency
is nearly impossible to achieve at acceptable
packaging and cooling costs and dimensions.
Even though conventional heat-sink-based
cooling is inadequate for high-performance
3D systems, it is viable for lower-power 3D
designs. Therefore, 3D systems developed
for embedded-computing environments,
where a liquid-cooling infrastructure is not
feasible, rely on thermal-management meth-
ods to find reliable, energy-efficient operat-
ing points.
Thermally aware floorplanning plays a
crucial role in controlling peak temperature
in 3D systems. Fundamental layout guide-
lines for temperature-aware 3D design
include avoiding placing power-hungry com-
ponents close together and making effective
use of low-power components (such as mem-
ory units) to help the heat spread. Thermal
modeling is a key component of thermally
aware design and runtime management.
Today, well-known tools such as HotSpot
include 3D-modeling features.11 In recent
work, we extended the HotSpot simulator
to model the thermal impact of TSVs.12 Be-
cause copper has higher thermal conductivity
than silicon or the interlayer glue material,
chip areas with a high TSV density observe
a reduction in temperature. This temperature
decrease, although usually limited to a few
degrees, can be effective in reducing the
peak temperature in hot zones.
Although temperature-aware design has
considerable benefits in reducing peak and
average temperatures, it is often insufficient
for eliminating the thermal hot spots in 3D
systems, especially when there are more
than two layers in the stack. Thus, dynamic
thermal-management policies, such as job
scheduling and DVFS, are essential in 3D
systems, especially at the absence of active
cooling.
In Figure 4, we show the effects of dy-
namic thermal-management policies on 3D
systems with conventional cooling infrastruc-
tures (that is, only heat sinks and fans, no
liquid cooling). Table 2 summarizes the
package and floorplan parameters used in
the thermal simulations. Table 3 includes
the liquid-cooling-related design assump-
tions (we discuss results with active cooling
in the next section). We modeled a heat sink
with a convection resistance of 0.1 K/W,
representing the heat sinks in modern
CPUs. In these experiments, we leveraged
a 64-core processor manufactured at
45 nm as our target system. Each core has
two-way issue out-of-order execution, two
integer units and one floating-point unit, a
16-Kbyte private Level 1 (L1) instruction
cache, a 16-Kbyte private L1 data cache,
and a 256-Kbyte private L2 cache. The
core architecture is based on the cores
used in Intel SCC1 (see Table 1).
We run eight benchmarks from PAR-
SEC13 (blackscholes, bodytrack,
canneal, and fluidanimate) and
NAS14 (cg, dc, mg, and ua) parallel bench-
mark suites on the M5 performance simula-
tor15 to collect performance traces for a range
of workloads running on the 64-core system.
We use McPAT to derive the power values
corresponding to the performance traces.16
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In McPAT, we set the supply voltage to 1.14 V
and the frequency to 1 GHz.1 We calibrate
the power results from McPAT to match
the reported power values for the cores in the
Intel SCC. We assume the cores have the fol-
lowing additional voltage-frequency pairs
available: (0.75 V, 366 MHz), (0.9 V, 590
MHz), and (1.05 V, 866 MHz). The average
core power at the highest speed (dynamic
and leakage) is 1.8 W, whereas the leakage
component is 0.7 W at 75C. Each L2
cache consumes 0.3 W dynamic power and
0.17 W leakage power at 75C. We com-
pute the temperature dependence of leak-
age power using a common exponential
formulation.17
In the 2D floorplan, each core is next to
its private L2 cache on an 8  8 grid. In
the two-tier and four-tier 3D systems, each
layer has 32 and 16 core cache pairs, respec-
tively. In this 64-core system, the core and
cache areas differ greatly, so we do not
place the cores and caches onto separate
layers to avoid wasting substantial area.
When core and cache sizes are similar, how-
ever, it is beneficial to separate the core and
memory layers to exploit the heat dissipation
from hotter cores to cooler caches. In fact, we
expect temperature increases to be within
manageable ranges for low-power cache
layer stacking options.
The temperature-aware load balancing
(TALB) in Figure 4 balances the weighted
utilization among the cores,12 which is the
actual utilization of the cores multiplied by
a thermal factor representing the average
thermal stress on the core. In this way,
cores that are at locations more prone to
hot spots (such as cores on the layers away
from a heat sink) receive a lower workload
compared to cores at easier-to-cool locations
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Figure 4. Comparing the peak and average temperatures for the 64-core 2D and 2-tier
3D systems without active cooling for no thermal management (No DTM), temperature-
aware load balancing (TALB), and TALB combined with dynamic voltage and frequency
scaling (TALB þ DVFS). TALB reduces the peak temperature below the critical value of
85C. TALB þ DVFS reduce the temperatures further. Peak and average temperatures
exceed 100C and 90C, respectively, for the four-tier 3D system even with TALB þ DVFS,
making the design infeasible.
Table 2. Floorplan and package parameters used
in the thermal simulations.
Parameter Value
Silicon conductivity 130 W/(mK)
Silicon capacitance 1,635,660 J/(m3K)
Wiring-layer conductivity 2.25 W/(mK)
Wiring-layer capacitance 2,174,502 J/(m3K)
Heat sink conductivity 10 W/K
Heat sink capacitance 140 J/K
Total area of each tier in two-tier, 64-core
3D stack
176 mm2
Total area of each tier in four-tier, 64-core
3D stack
88 mm2
....................................................................
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on the chip. The DVFS policy we imple-
ment adjusts the voltage frequency level
according to the estimated utilization of the
cores. TALB has a negligible performance
cost and can reduce the temperature below
85C for all workloads. Combining TALB
with DVFS reduces the temperatures
further. Such dynamic-management tech-
niques are essential for providing low-cost
thermal management of air-cooled 3D sys-
tems, and they also offer opportunities to
improve cooling efficiency in active-cooling
environments.
High-performance 3D systems
with active cooling
Researchers have studied the use of con-
vection in microchannels to cool high-
power density chips since the initial work
by Tuckerman and Pease.18 Their liquid-
cooling system can remove 1,000 W/cm2;
however, the volumetric flow rate and pres-
sure drop are large, making the approach un-
suitable for chip-level implementation.
Recent work shows that backside liquid
cold plates, such as staggered microchannel
and distributed return-jet plates, can handle
up to 400 W/cm2 in single-chip applica-
tions.19 Using pin fin structures at a chip
size of 1 cm2, the heat-removal performance
is more than 200 W/cm2 for TSV pitches
larger than 50 mm.7 Although the cooling ca-
pacity of active cooling is remarkable, several
key challenges must be addressed to enable
reliable and efficient operation.
One such challenge is dynamic flow-rate
control. The advanced cooling capacity
comes with a pumping-energy cost to push
the fluid into the microchannels. For exam-
ple, for a cluster with 60 computing stacks,
as proposed in the Aquasar data center de-
sign, the cooling infrastructure consumes
up to 70 W (similar to the power consump-
tion of a many-core chip). Workload changes
significantly over time in real-life systems,
and there are many idle cycles—especially
for data centers, which must operate at me-
dium utilization levels to handle unexpected
rises in service requests. Thus, adjusting the
liquid flow dynamically to meet the cooling
demand saves cooling energy compared to
setting a sufficiently high flow rate for han-
dling the worst-case temperatures. Adjusting
the flow rate of pumps, however, typically
has an overhead in the range of several hun-
dred milliseconds. This overhead requires
implementing a predictive control strategy
to adjust the cooling before thermal emer-
gencies occur. We also must minimize the
flow rate changes for ensuring stable thermal
profiles and reliable pump operation.
Another challenge is integrating flow-rate
control with chip-level thermal-management
techniques. Chip-level techniques such as
DVFS and job scheduling successfully reduce
and balance the temperature,6 improving
cooling efficiency. Combining various con-
trol knobs in a single low-overhead control-
ler, however, is challenging because the
control parameters differ in their time con-
stants, performance and energy overheads,
and benefits. For example, changing the
DVFS setting typically takes tens to hun-
dreds of microseconds, whereas flow-rate
changes take hundreds of milliseconds. The
overhead for workload scheduling is typically
low. However, when the system is highly uti-
lized, job scheduling is not sufficient to control
the temperature, requiring more aggressive
techniques such as DVFS or flow-rate control.
Simultaneously using distinct control knobs at
runtime requires a controller capable of mak-
ing intelligent decisions quickly.
To address these challenges, we propose a
dynamic thermal-management strategy to
enable high-performance, energy-efficient,
and reliable operation of liquid-cooled
3D systems. The dynamic approach uses a
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Table 3. Liquid-cooling design assumptions used in the thermal
simulations.
Parameter Value
Water conductivity 0.6 W/(mK)
Water capacitance 4,183 J/(kgK)
Channel width 50 mm
Channel thickness 100 mm
Channel pitch 150 mm
Channel length 11 mm
Number of channels per cavity in the two-tier,
64-core 3D stack
106
Number of channels per cavity in the four-tier,
64-core 3D stack
53
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design-time thermal analysis of the liquid-
cooled 3D system with respect to flow rate,
DVFS, and task-scheduling decisions,
exploring the thermal impact of tuning
each thermal-control knob on the tempera-
ture profile. Then, the integrated controller
monitors input variables (such as tempera-
ture and core utilization), allowing a degree
of uncertainty, and tunes the control knobs
through a set of predefined rules.
Figure 5 demonstrates the schematic dia-
gram of the combined design-time and run-
time thermal-management approach. This
approach starts with identifying the input
parameters to the controller, the control
knobs, and each knob’s reaction time.
Using this initial analysis, we derive a set of
management rules for each knob and com-
bine the rules in a superposition phase to cre-
ate a global lookup table of control decisions.
The thermal controller uses this set of rules at
runtime to dynamically set each core’s DVFS
setting and the chip’s coolant flow rate. The
objective is to minimize the energy con-
sumption of the cooling infrastructure and
the performance degradation while keeping
the 3D stack’s temperature within the safe
bounds.
To enable the 3D system’s design-time
thermal analysis, we use an automated
thermal-modeling tool, 3D-ICE,20 which
can model the microchannels and stacked
layers. The modeling principles are similar to
those in compact automated thermal models
such as HotSpot,11 except that the interlayer
material in our model is a heterogeneous
infrastructure to address the differences in
the thermal-resistivity values of the micro-
channels carrying the liquid and the glue ma-
terial. Additionally, depending on the flow
rate provided to push water in the micro-
channels, the junction temperature of the
cells adjacent to the channels changes accord-
ing to the heat absorption along the channel.
We compute the total temperature rise on
the junction DT j as
Tj ¼ Tconduction þTconvection
þTsensibleheat
The thermal gradient due to heat conduc-
tion through the back-end-of-line (BEOL)
layer is computed using the BEOL resistivity.
The convection rate depends on the heat
transfer coefficients of the materials and is in-
dependent of the flow rate when the system
reaches boundary conditions. The tempera-
ture change resulting from the absorption
of sensible heat along the microchannel
depends on the volumetric flow rate and is
computed iteratively along the channel. In
fact, the heat absorption along the channels
typically causes a noticeable thermal gradient
across the die, as shown in Figure 6. Our
prior work provides a detailed understanding
of the thermal model for liquid-cooled 3D
systems.12,20
We leverage a multiple-input, multiple-
output fuzzy controller to integrate flow-
rate control with DVFS for enabling
energy-efficient temperature management on
liquid-cooled 3D systems. The controller is
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Figure 5. Our proposed design-time and runtime thermal-management approach using
a fuzzy-logic controller for DVFS and flow-rate control. Our goal is to minimize energy
consumption while maintaining the desired performance and keeping temperature within
safe bounds.
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based on the Takagi-Sugeno Fuzzy model,21
and its inputs include the distance from the
inlet port, predicted maximum chip temper-
ature, and utilization for each core. Thermal
prediction is performed through regression-
based methods.12 The outputs are the flow
rate of the liquid going into the stack and
DVFS settings for each core. The controller
makes decisions using the rule base formed
during the offline-analysis stage. For exam-
ple, if the distance from the port is long
(that is, cores are in the hotter zone), core
utilization is high, and temperature is high,
we apply a high flow rate and a medium
DVFS level. If a core is close to the inlet
port, we can maintain the temperature at a
low level using a high DVFS level (incurring
no performance overhead) and a low flow-
rate setting (please refer to Sabry et al. for
the complete set of rules21). The global con-
troller can explore energy-efficient solutions
and trade-offs that would not be possible
using independent control mechanisms.
Figure 7 compares the thermal profiles in
the liquid-cooled 64-core chip with dynamic
control (Fuzzy þ TALB) against liquid-
cooled systems that have a static flow-rate
setting to handle worst-case temperatures
(No DTM and TALB). Table 3 provides
the characteristics of the microchannels we
used in these experiments. In addition, be-
cause each 3D system’s footprint determines
the total number of microchannels, we in-
clude the number of available microchannels
per cavity (a cavity is the cooling layer,
including a set of microchannels between
two adjacent active layers) in the table. The
number of microchannels per cavity is
lower in the four-tier system, whereas the
number of cavities is larger compared to
the two-tier system.
We use a maximum flow-rate setting of
46.9 ml/minute and 23.5 ml/minute per cav-
ity for the two-tier and four-tier 3D systems,
respectively. We selected these flow rates on
the basis of the pumps suitable for liquid-
cooled 3D systems (such as 12 V miniature
gear pumps), with a pressure drop of 1 bar.
The per-cavity flow rate is lower in the
four-tier system because we keep the overall
flow rate coming into the stack the same in
both cases. We use straight microchannels,
each with a cross section of 50 mm100 mm
and a 150-mm pitch to account for TSV
placement in the channel walls. Notice
from Figure 7 that all the experiments with
liquid cooling reduce the peak and average
temperatures to below 50C. The fuzzy con-
troller combines dynamic flow-rate adjust-
ment with DVFS and saves cooling energy
by letting the temperature rise within safe
margins. We could reduce the temperature
to a similar level as Fuzzy þ TALB by
aggressively applying DVFS or other
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Figure 6. Temperature change across the microchannels on the five-tier liquid-cooled prototype developed by IBM Zu¨rich
and EPFL.7 The temperature change across the channel reaches 15C for this system. 3D-ICE explicitly models the
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thermal-management techniques, at the cost
of severe performance degradation. Fuzzy þ
TALB applies liquid-cooling management
with performance-aware scheduling and
DVFS, limiting the performance cost to
less than 1 percent of the original (No
DTM) case.
Fuzzy þ TALB prevents overcooling and
reduces the associated cooling energy by
adjusting the flow rate to match the system’s
cooling needs. For example, for the four-tier
3D liquid-cooled system, cooling energy is
reduced by 61 percent compared to the cool-
ing energy spent in No DTM and TALB.
Because fuzzy control includes DVFS, the
chip-level energy drops as well—for example,
15 percent on average for the four-tier sys-
tem. The overall energy savings (chip and
cooling) on the two-tier and four-tier systems
are 16 and 21 percent, respectively. For
reducing cooling energy further, we also ex-
periment with a lower flow rate (0.5-bar
pressure drop with a flow rate of 16.45
ml/minute) to let the temperature rise with-
out exceeding 80C. In comparison to the
1-bar setting, the low flow-rate setting
reduces cooling energy by 23 percent. How-
ever, we see a substantial increase in thermal
gradients: while the original setting maintains
gradients below 15C, the 0.5-bar setting
causes spatial gradients on the chip to grow
significantly higher. Large spatial gradients
decrease the cooling efficiency, and are not
desirable because they can lead to design
complexity or timing problems on the die.
3D systems with active cooling, whenintelligently managed by adaptive tech-
niques aware of the physical properties and
constraints, offer a cost-efficient solution for
building high-performance many-core big
chips. Many interesting research problems
remain in this area. Our results indicate the
need for developing novel temperature-
aware floorplanning methods for 3D chips
with liquid cooling, addressing the thermal
impact of both TSVs and the thermal
heterogeneity caused by the liquid flow.
We have experimented with straight micro-
channels in our work, following the recent
developments and prototypes in the indus-
try. Two-phase cooling and different micro-
channel geometries bring several new areas
to explore, along with new challenges in
manufacturing and control. In addition,
studying the reliability of 3D systems is
crucial for developing future 3D stacks. For
liquid-cooled systems, we expect interesting
reliability challenges due to the presence of
water. Furthermore, DRAM stacking is a
promising feature for enabling higher
performance. To thoroughly understand
the performance and temperature impact
of memory stacking, we need various levels
of design space exploration and potentially
new modeling techniques. Finally, for
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Figure 7. The plot compares maximum and average temperatures between liquid-cooled 3D systems and the 2D air-cooled
baseline. Liquid cooling dramatically reduces temperatures across all the workloads. No DTM and TALB policies on the
liquid-cooled systems use a static flow rate to cool the chip even under worst-case temperatures. Our fuzzy controller
combined with TALB trades off temperature reduction with cooling energy; we allow temperature to increase within safe
margins by reducing the flow rate when the cooling demand is lower. The 0.5-bar setting reduces the liquid flow to relax
temperature constraints further for larger energy savings.
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future data centers containing many liquid-
cooled stacks, we need approaches to enable
reuse of the wasted cooling energy in the
hot water coming out of chip stacks. Recent
research contributions in this direction
include the IBM Aquasar liquid-cooled
server rack (including 2D nodes), which
recovers a significant part of the cooling
energy by reusing the hot water for building
heating. MICRO
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